

Expand System Performance with High-Bandwidth Memory: 14-28nm HBM Gen2 Hardened PHY Solutions for TSMC, Samsung and GLOBALFOUNDRIES

Is your chip hot? Need more bandwidth? eSilicon has complete high-bandwidth memory solutions from PHY IP, ASIC, interposer and package design through manufacturing. Take advantage of HBM integrated with 2.5D technology to address your power and bandwidth requirements.

This data sheet excerpt describes the features and characteristics of eSilicon's hardened HBM Gen2 PHY solutions developed on 14/16nm and 28nm technologies.

For a full-length HBM Gen2 PHY data sheet, contact ipbu@esilicon.com.

Introduction

With the increasing number of Internetconnected consumer devices, manufacturing systems, business tools, customer service appliances, medical equipment, agricultural sensors, and other devices, the difference between required and available bandwidth will become huge. eSilicon has been studying and refining methods to help close this gap since 2011.

High-bandwidth memory achieves higher bandwidth while using less power in a substantially smaller form factor than DDR4, GDDR5 or hybrid memory cube (HMC). This technology addresses the bandwidth gap with 256 Gbytes/sec data rate per memory with up to four HBM stacks in a package. HBM has eight independent channels using a total of 1024 input and output pins. This density of signals, coupled with interposer design, requires careful design and thorough timing analysis.

eSilicon's 2.5D/HBM experience includes IP and systems in package (SiP) design; volume manufacturing, assembly and test; and complete 2.5D/HBM ecosystem management.

HBM SoC Subsystem Benefits:

- Plug & play: with hard macro and built-in clock control there's no lengthy timing closure and physical design
- Custom design for optimized timing and area
- Rich set of built-in features
- Flexible: minimum dependence on controller features
- Signal integrity: custom routing scheme used on interposer to significantly minimize crosstalk and skew

- Maximum timing margin: PHY includes training, calibration and VREF programmability features
- DFI and IEEE1500 compliant
- APB interface enables CPU override of built-in training, repair and calibration

PHY

The HBM Gen2 PHY has been developed to JEDEC JESD235B specification. It has been developed on Samsung 14LPP, TSMC 16FF+ GL, and TSMC 28HPC technologies.

The PHY supports up to 256Gbytes/sec bandwidth with 8x128b channels at 2Gbps per I/O.

The PHY is DFI 4.0 compliant with several controller-independent features such as:

- READ/WRITE/CK strobe training
- READ leveling training
- I/O calibration
- Lane repair
- Independent programmable control/ status registers (CSRs) via APB or IEEE1500 interface
- MISR test
- The PHY may be integrated with any controller

Integrated I/O

The I/O supports up to 2Gbps DDR operation across a 4mm interposer channel.

- Clock speeds up to 1Ghz
- Calibrated output current programmable (6mA/9mA/12mA/15mA/18mA)
- Junction operating temperature -40°C to 125°C
- ESD requirements: 100V CDM-tolerant, 100V HBM-tolerant
- Supports flip-chip assembled SoC device, I/O interfaces to a micro-bump technology

PHY Features

| PHY Feature | Specification |
|-------------------------------|--|
| Data Rate | 0.5-2Gbps per I/O |
| Channels | 8 independent channels |
| Self-Refresh | Feature included |
| I/O per Channel | 212 |
| Channel Density | Up to 32Gbits |
| Data I/O | 128/channel, 1024/HBM interface including pseudo channel |
| ECC | ECC and parity support in conjunction with the controller. (ECC on DM signals) |
| Data Byte Invert (DBI) | DBI supported in conjunction with the controller |
| Data Mask (DM) | DM supported in conjunction with the controller |
| RAS Support | RAS supported in conjunction with the controller |
| Cycles/Command | 1 cycle (exception is Row Activate at 2 cycles) per JEDEC specification |
| Interoperability Testing | Supports any third-party DFI 4.0-compliant memory controller vendor |
| IEEE1500 Support | Separate IEEE1500 port for direct access to the memory stack and PHY |
| Impedance Calibration Sharing | Self-contained calibration per PHY instance across all eight channels |
| Related Signal Pass-Through | Provides ability for signals not related to PHY to be passed through |
| Power-Down Modes | IDDQ MODE and dynamic power-down of receivers during WRITE |
| Temperature Range (Tj) | -40C to 125C |

System Integration

Since 2011, eSilicon has been conducting research to develop products and processes that deliver a complete HBM solution. eSilicon offers a unique and powerful advantage, delivering the next step in integration, cost reduction, and system power management while increasing and integrating system bandwidth via HBM. Our end-to-end HBM solution includes 2.5D ecosystem management, the PHY, ASIC design, SiP design, manufacturing, assembly and test. Through our partnership with Northwest Logic, we offer a complete HBM interface including both the controller and the PHY, which is silicon validated in an integrated system that includes the interposer and DRAM stack.

Interposer Design

Silicon interposers provide an optimal integration platform:

- Excellent thermal expansion matching
- Increased signal speed due to shorter interconnects with a smaller form factor
- Reduced RLC parasitics, power and ESD requirements

This silicon interposer technology platform is based on several enabling process modules and unit process capabilities. eSilicon can develop your customized interposers.

eSilicon interposer design and implementation capabilities:

- Through-silicon via (TSV) system design and wiring analysis
- TSV assembly (chip-to-wafer bonding, temporary bonding/ debonding, etc.)
- · Ultra-thin wafer back-grinding and polishing
- Signal and power integrity analysis and IC-to-TSV optimization
- · Process design kit (PDK) and EDA flow set-up
- Reliability and failure analysis

Contact

Please contact eSilicon at ipbu@esilicon.com for more information, silicon quality results, white papers or complete data sheets.

Our HBM webinars and white paper, co-authored with SK Hynix, Amkor Technology, Northwest Logic and Avery Design Systems, are available at **Start Your HBM/2.5D Design Today**.

Availability

| Product Description | V0.5 Front-End Release | V1.0 Back-End Release | Shuttle Tapeout | Final Release | | |
|---------------------------------------|------------------------|-----------------------|-----------------|---------------|--|--|
| GLOBALFOUNDRIES 28HPP HBM Gen1 PHY | Available | Available | Available | Available | | |
| TSMC 28HPC HBM Gen2 PHY | Available | Available | Available | Available | | |
| Samsung 14LPP HBM Gen2 PHY | Available | Available | Available | Oct. 2016 | | |
| TSMC 16FF+GL HBM Gen2 PHY | Available | Feb. 2017 | Jan. 2017 | June 2017 | | |
| Samsung 10LPP HBM Gen2 PHY | June 2017 | Sept. 2017 | Nov. 2017 | Sept. 2018 | | |

eSilicon Headquarters 2130 Gold Street, Suite 100 San Jose, CA 95002 www.esilicon.com https://star.esilicon.com ipbu@esilicon.com sales@esilicon.com 1-408-635-6300 U.S. & Canada Toll Free: 1-877-7-MY-CHIP (1-877-769-2447) © 2016 eSilicon Corporation. All rights reserved. This publication is protected by copyright and international treaty. No part of this publication may be reproduced without prior written authorization from eSilicon Corporation. eSilicon is a registered trademark, and the eSilicon logo is a trademark, of eSilicon Corporation. All other trademarks are the property of their respective owners. 20161208