



# Wafer Test Value & Future




**Masahide Ozawa**

Hsinchu, Taiwan, October 17-18, 2019

# Value


## “What is Wafer Test Creates”

- Pass / Fail Result
- Wafer MAP Generation
- Fuse Repair
- Calibration



# Value of Wafer Test

**Always  
Under  
Pressure of  
Test Cost  
Reduction**



■ Provide Data for Wafer Fab. Condition

- Until wafer test is completed, hard to tell which is good die.

■ Provide Data to Improve Circuit Design & Mask Layout.

■ Keep High Yield by Repair

■ Make Adjustment by Calibration


■ Realize High Density Multi Die PKG by KGD Testing Solution

■ Minimize Yield Loss at Final Test

# Multi DUT & High-Speed Testing



# Technologies for Multi- DUT



- MEMS Probe Technology



- Driver Share Technology
- PSS Share Technology




- Stronger Z Force of Prober to Support High PIN Count Probe Card
- Thermal Uniformity across Wafer Chuck



- BIST Circuit to Reduce PIN Count / DUT


# SWTEST 2005

## DDR2 DRAM High – Frequency Test at Probe (HFTAP)



# Elpida Evaluation: Correlation (AC parameters)

## ■ Test Item: AC Parameters (setup, hold, TCK etc.)



These are evaluated at high temperature with Vdd set in 3 points.

※Sub line is indicated the range of Timing accuracy ( $\pm 100\text{ps}$ )


Compared by package test result  
Different 100ps~150ps for some test items.



Available for testing with adjustment.

# Elpida evaluation: At-Speed Test

## ■ Correlation Result





Correlation test result was similar with Final Test.

K3	Correlation Ratio
	87.0%




# SWTEST 2007

26k Probes – A New Dimension in Probe Count



INNOVATION PUT TO THE TEST

## Tera Probe




### FORMFACTOR

Advanced Wafer Probe Solutions

26k Probes – A new Dimension in Probe Count  
Presenter: Michael Huebner (FormFactor)  
San Diego, CA USA June 4<sup>th</sup> 2007

# Industry Probe Count Trend




※This data is based on FFI's whole customer base

- Total probe count has increased significantly over the last years
- This increase was not driven by increasing parallelism
- However parallelism is expected to increase to 384 DUT and higher
- This will act as a multiplier on the total probe count leading to 40 - 50k probes

# Industry Probe Count Trend

- Number of probes per DUT is increasing



**Mainly Power and GND**  
– especially VDDQ and VSSQ (Output driver)

**Number of signals used for high parallel wafer sort has not changed significantly for most applications**

✂ This data is based on FFI's whole customer base

# Improved Power Delivery *Static (DC) Case*

- Low and stable Contact Resistance ( $C_{res}$ ) is a must
- Use all power and ground pads available on the chip
  - $C_{res} = 1/(1/C_{res1} + 1/C_{res2} + \dots + 1/C_{resN})$  - this assumes perfect power distribution on chip
  - In reality some probes carry most of the current
  - Bad contact performance can be compensated by high probe count only to some extent



- Voltage drop is function of  $C_{res}$  and current:  $\Delta V = C_{res} \times I_{dd}$ 
  - With lower Vdd the tolerable voltage drop  $\Delta V$  is also decreasing

**Need full spring population and low  $C_{res}$  on every single probe for best performance**

SWTW 2007 - 9 - Tera Probe and FormFactor

2nd Annual SWTest Asia | Taiwan, October 17-18, 2019

# SWTEST 2013

LPDDR2 and LPDDR3 High Speed Wafer Test for KGD



**IEEE SW Test Workshop**  
Semiconductor Wafer Test Workshop  
June 9 - 12, 2013 | San Diego, California

**LPDDR2 and LPDDR3 High Speed  
Wafer Test for KGD**




**ELPIDA**  
Tera Probe




Yosuke Kawamata/TeraProbe  
Takeshi Yanagisawa/ELPIDA  
Marc Loranger/FormFactor

# Smart Matrix 100 XP Full Wafer Contactor Architecture



# Skew

- **Probe card skew specification**
  - $\pm 50\text{ps}$  for single ended signals



**CK TPD is within 20ps for this Card(LP2).**





# Enhance Parallel DUTs

- IO Shared  
800MHz

DUTA



DUTB



IO shared DUT VOHL SHMOO  
seems good



DUTA+B



Page 21

June 9 - 12, 2013  
IEEE Workshop



# Enhance Parallel DUTs

- PPS Shared



DUTA



DUTB



PPS shared DUT tCK seems good



DUTA+B



# How Multi-DUTs Probing Worked


Hardware cost was reduced ~90%/DUT.

1TD was achieved for NAND Flash first and in few years for DRAM.

Beyond 1TD technology had been one of the big concerns and Multi - Stage prober was developed.

# Multi DUTs Test for Memory

Hardware Cost / DUT were reduced to 1/10 from late 1990 to 2010 by Multi DUTs Technology





Beyond  
1 TD ?

# Multi Stage Test


Beyond 1TD




## Multi-Stage Probing



# Required Technology for Future




# Issues for “High Power” Device



# Issue of Multi DUTs Testing



(For High Power High Pin Count Device)



Heat of 1 Die Affects  
Testing Temperature effect  
to of Other Die





High Power Device Tends to  
Be Single Die Probing




# Demand for “KGD” Solution

System Is Getting Smaller and  
Heat Density & Cost Is Higher





# Trend of Memory Device Wafer TEST




**Thermal Issues  
Probe Force due to  
High Pin Count**

**Wider Temp Range  
for Auto Mobile**

# Single Board Probe Card

Lower Cost Test Board Has to Have Flexibility for Multi Product



# Increasing Value of Wafer Test and Technical Variation

**Tailor Made Equipment & Probe  
Wide Variation of Probe Card**

# Variation of Technology Choice

Low Pin  
Count/DUT  
High Volume  
(Memory)

High Pin  
Count/DUT  
High Volume  
High Power

OSAT Model?  
IDM?  
Application? etc.

Small Volume  
Need High  
Flexibility



# Teamwork for Future

Strong Teamwork is Required For Future.



# Friendship & Business

SWTEST Provides Great Opportunity to Establish New Friendship & Business Relation

## North America

- San Diego, U.S.A.



## Asia

- Hsinchu, Taiwan.



**Thank You !**  
**Q&A !**