

Overview

Aliathon Ltd. in partnership with Nallatech brings to market a demo design based on the Universal Network Probe technology described in Aliathon <u>Application Note O6</u>. This design demonstrate the key attributes of the Aliathon / Nallatech strategic partnership in the Network Analytics/Assurance market space. These are;

- Rapid Platform Deployment: Allows clients to concentrate their efforts on application software.
- Flexible & Feature Rich: Any TDM / packet protocols, scalable number of optical channels, FPGA/server platform & software interface.
- Cost Effective: The combination of Aliathon's IP & Nallatech's Network card gives our clients a high quality, tried & tested solution that competes with any alternative NIC card on the market.
- Future Proof: The solution can evolve to take advantage of changing market (or standards) requirements as well as being easily ported to newer FPGA device families & network cards.

System Level (IT) Benefits

Although the demo shown below used a single 10G channel of the Nallatech card, it can be applied to all 4 channels. By filling all 6 PCIe Gen-3 slots in the IBM server with 4-channel Nallatech cards the server can deliver up to **240Gbps** of real time channel processing.

In IT terms this solution offers a **dramatic reduction in system power consumption** (i.e. simplified cooling) AND **delivers significantly higher channel density per server chassis** vs. any other solution in the market place today.

Functional Block Diagram



Detailed Feature Set

Line Interface

OTN

• OTU2e or 1e

Ethernet

• 10Gb

Hardware Platform

- FPGA Platform: Nallatech Inc. PCle-287n FPGA Network Card.
- Server Chassis: IBM System X3650 M4.

Upstream Processing

- Packet Data & Frame/ packet stats (defects, errors etc) delivered to application layer via WinPcap drivers.
- Wireshark Application (user interface.



Product Brief Universal Network Probe Demo Design





FPGA Architecture Overview

The design can be configured to have as many universal probe line interfaces (UPLI's) as is required for the application and/or can be supported by the target FPGA. For this demo only 1 port is connected. Each UPLI feeds to the memory management unit which is configured to buffer the data in the granularity required by the upstream WinPcap/Wireshark system.

Each UPLI is individually configured with the protocol mappings as is highlighted in the diagram on page 2.

The host interface core delivers the raw data + line health info to the WinPcap/Wireshark system. The defects/errors/stats registers and data memory locations are read by the upstream processing unit over the same interface.

The client signal is deframed and demapped in accordance with the relevant standards G.709 (for bittransparent mapping of 10GBASE-R signals) and IEEE802.3 (for LAN-PHY Ethernet)

Statistics, errors and defects are provided for all protocols and all layers of the design via Aliathon's configurable micro-processor link that can be altered to suit any standard or proprietary bus format.

Alternative 10G Datapath Options SONET/SDH

- Native OC192/STM64 (or proprietary SDH structure).
- OC192/STM64 -> 10GbE (WANPHY Ethernet transport).
- OC192/STM64 -> PoS -> Packet (legacy packet transport).
- OC192/STM64 -> GFP-Packet (modern packet transport).

OTN

- Native OTU2/2e/1e (or proprietary OTU2k structure).
- OTU2 -> STM64 (legacy TDM transport).
- OTU2 -> STM64 -> 10GbE (SDH packet transport extender).
- OTU2 -> GFP -> Packet (legacy packet transport).
- OTU2f/1f -> FC (modern FC transport).

Demo Overview

Client Source (JDSU)

As per the functional diagram on page 1 the JDSU 601 MTM tester is used to provide the synthetic client signal.

The tester is configured to provide both OTU2e/1e (containing a 10GbE client signal) and a basic 10GbE (LAN-PHY).

In both cases the tester is able to fully exercise the frame overhead (OTU2e/1e) and the packet header (Ethernet) by forcing errors and defects.

At the MAC/IP layer the tester is able to customized the frame structure including size (up to and including jumps

					192.108.0.131 Slot 1.1 - Demo_Application			- *
<u>F</u> ile	<u>Applications</u>	<u>R</u> e	sults <u>T</u> ools	He	lp	06:13	AM O	verview
All Layers		Ţ	MAC / IP Config.		TX Flow ID # 1 I Auto-Apply when changing flow/profile			
· ·	JK		Status		[Inner] Frame Structure MAC Addr. IP Payl. Traf. Profile			
45		H	Overview		Version: IPv4 IPv6			
мас	Prev. Layer		PAUSE		Type of Service: 0 (hex) - DSCP: CS0 ECN: Non-ECT			_ []
	Oversized	OTN	Service Disruption		Identification: 0 Flags: 010	L	ength	
	Jabber				Reserved	Flags	Frag. Offs	set
IRud	Errored	ß	QoS		Type of Protocol: 17 UDP TTL: 255 DF TTL Protocol	Ch	ecksum	
Header Err. QoS Payload LPAC NFTF Lost Duplicated Misinsert. Out of Ord.					TCP IP Source	Address		
		•	Packet		Source Address: 90. 1 (UDP IP Destination	n Addre	ss	
		5			Dest Address: 90.1.1.3	onal Header]		
		M	MAC / IP					
BERT	Payload 🗸		Errors		UDP	Beet	Bort (46 bi	ta
	Patt. Loss		Chatistics		Source Port 65535 Dest. Port 65535	Chaele		its)
	Sync. Loss Bit Error		Statistics		Lengu - 0	GIEGA	sum - o	- 11
Total	Dr. Utilization		RFC 2544					
0	00 %				Default			
			Help	l i	Description of the state of the			one
Total	Tx Utilization			L	Preamb. Ust-Addr. Src-Addr. Ether 1. 1994/1996 Header Payload			CRC
0.	.00 %							
	T				Cancel	6	Apply	
			🛕 Laser	r				

size (up to and including jumbo frames), IP version (v4 or v6) and protocol type (UDP or TCP).

As an additional feature the FPGA design also adds a proprietary real-time stamp to the individual frames as they pass through the datapath (time O from Wireshark data capture start).



Product Brief Universal Network Probe Demo Design

Demo Overview (Cont)									
vnc@skywalker:/home/nallatech/demotrial/swinterface _ □ × File Edit View Search Terminal Help	Aliathon Terminal Interface								
Allathon Technology Ltd. Please select a menu option: 0: Show Main Menu 1: Configuration Menu 2: Read Registers Menu 3: Display Demo Statistics: 1 - User FPGA 0, 5 - for User FPGA 1 4: Reset All Accumulated Statistics	As shown in these screenshots , the terminal interface has complete control of the demo design.								
Vnc@skywalker/home/hallatech/demotrial/swinterface File Edit View Search Terminal Help Aliathon Technology Ltd. Please select a configuration option: 0: Show Main Menu 1: Configuration Menu 2: Read Registers Menu 0: Configure Noices Storm 4: Program Bit Files for Board 0 5: Configure Noices Storm 6: For TOTUE, 3: for OTULE, 4: for OTU2E Enter 0: for TOUE, 5: for USE, 7: for TOUE Enter 0: for TOUE, 3: for OTULE, 4: for OTU2E Enter 6: for TOUE, 3: for TOUE, 4: for TSN16 i.e. for TENGIG: TX and OTU2E - KX enter S12 on the command line 5: Configure Clocks for USE FIGA 1 Enter 8: for OTULE, 3: for STN64, 7: for STN16 i.e. for TENGIG: TX and OTU2E - KX enter 612 on the command line 5: Configure Clocks for USE, 3: for STN64, 7: for STN16 i.e. for TENGIG: TX and OTU2E - KX enter 612 on the command line 7: Configure the board for the following setup: 10: USE FIGA 1 i.e. for TENGIG: FOR 1 i.e. for TENGIG: TX and OTU2E - KX enter 612 on the command line 7: Configure the board for the following setup: 10: USE FIGA 1 01: USE FIGA 1 01: USE FIGA 1	 The terminal provides deep access to the FPGA registers controlling the following attributes; High speed I/O. Client reference clocks. Deframing/demapping datapaths. Frame/packet transport statistics, defects and errors. 								
V: klywaker.rehupporting.org2 (vic) Image: Comparison of the comparison of									
As described above the stats page provides register level access to the client signal transport layer statistics, defects and errors. For OTN this means access to overhead info such as OOF, LOF, AlS, BEI and FEC performance. For Ethernet this For Ethernet this Tioble Reference Refe									
means access to info xx rs. E 0 locke 0 000000000 3bda 00000239f ba390d 03367497 0 000000002 such as PCS xx rs. Lef 00 0 0 000000000 3bda 00000239f ba390d 03367497 0 000000002 such as PCS xx rs. Lef 00 000000000 000000000 000000000 000000000 0 000000000 0 0 0 000000000 0 </td									
🚯 Applications Places System 🎯 🛞 🗾 Ta Capturing from pcie287_0_F0_C3 - Wireshark	Fil Apr 19, 11:52 AM VAR - • ×								
No. Time Source Destination Protocol Info Source Destination 3999 3.37528 90.1.1.2 90.1.1.3 UOP Source port: 65335 Destination port: 05355 Destinati	The Wireshark app allows us to examine the contents of the captured packets. A sample of statistics available are; • Frame size. • Timestamp. • Source/ Destination. • Protocol. • FCS status.								
IDECT:									



Product Brief Universal Network Probe Demo Design

Hardware Platform

Nallatech PCle-287N 7-Series FPGA Network Processing Card

- Full-height, full-length PCle Gen2.
- 4 x SFP+ Ports.
 - Supporting OTN, SONET/SDH & GbE rates from 1-10G.
- Dual Xilinx Kintex-7 K325T FPGAs.
- 6 x banks of 9MB QDRI-II SRAM
- 2 x banks of 1GB DR SDRAM.

IBM x3650 System x3650 M4 Server

- 2U Rack.
- Up to two 8-core Intel Xeon E5-2600 series processors. 20MB CACHE per processor.
- Memory: Up to 768 GB via 24 slots (UDIMM/ RDIMM/LRDIMM/HyperCloud DIMM).
- Expansion: 4-6 PCIe 3, 4 PCI-X and 2 double-width PCIe (GPU).
- SAS/SATA Storage: 16TB (2.5") or 18TB (3.5").
- OS: Microsoft Windows SERVER, Red Hat Enterprise Linux, SUSE Linux Enterprise SERVER, VMWare vSphere.

Contact Us



info@aliathon.com



+44 (0)1383 737 736



www.aliathon.com

Aliathon Ltd

Evans Business Center

Pitreavie Court

Dunfermline, Fife, KY11 8UU

Scotland, UK





Alliances





